fpga: xilinx: zynqmp: Add PL bitstream download support for ZynqMP
Add PL bitstream dowload support for ZynqMP Bitstream will be validated by uboot and loaded to PL by invoking an smc instruction to ATF which route this request to PMU FW which will take care of loading it to PL Signed-off-by: Siva Durga Prasad Paladugu <sivadur@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
committed by
Michal Simek
parent
5242772c51
commit
6b24501438
@@ -21,6 +21,7 @@ typedef enum { /* typedef xilinx_iface */
|
||||
master_selectmap, /* master SelectMap (virtex2) */
|
||||
slave_selectmap, /* slave SelectMap (virtex2) */
|
||||
devcfg, /* devcfg interface (zynq) */
|
||||
csu_dma, /* csu_dma interface (zynqmp) */
|
||||
max_xilinx_iface_type /* insert all new types before this */
|
||||
} xilinx_iface; /* end, typedef xilinx_iface */
|
||||
|
||||
@@ -31,6 +32,7 @@ typedef enum { /* typedef xilinx_family */
|
||||
xilinx_virtex2, /* Virtex2 Family */
|
||||
xilinx_spartan3, /* Spartan-III Family */
|
||||
xilinx_zynq, /* Zynq Family */
|
||||
xilinx_zynqmp, /* ZynqMP Family */
|
||||
max_xilinx_type /* insert all new types before this */
|
||||
} xilinx_family; /* end, typedef xilinx_family */
|
||||
|
||||
|
||||
Reference in New Issue
Block a user