mpc5xxx: Add MVBC_P board support
The MVBC_P is a MPC5200B based camera system with Intel Gigabit ethernet controller (using e1000) and custom Altera Cyclone-II FPGA on PCI. Signed-off-by: Andre Schwarz <andre.schwarz@matrix-vision.de> Signed-off-by: Grant Likely <grant.likely@secretlab.ca>
This commit is contained in:
committed by
Grant Likely
parent
348753d416
commit
5e0de0e216
@@ -198,6 +198,35 @@
|
||||
#define GPIO_PSC3_9 0x04000000UL
|
||||
#define GPIO_PSC1_4 0x01000000UL
|
||||
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC6_3 0x20000000UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC6_2 0x10000000UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC3_7 0x00002000UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC3_6 0x00001000UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC3_3 0x00000800UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC3_2 0x00000400UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC3_1 0x00000200UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC3_0 0x00000100UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC2_3 0x00000080UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC2_2 0x00000040UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC2_1 0x00000020UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC2_0 0x00000010UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC1_3 0x00000008UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC1_2 0x00000004UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC1_1 0x00000002UL
|
||||
#define MPC5XXX_GPIO_SIMPLE_PSC1_0 0x00000001UL
|
||||
|
||||
#define MPC5XXX_GPIO_SINT_PSC3_5 0x02
|
||||
#define MPC5XXX_GPIO_SINT_PSC3_4 0x01
|
||||
|
||||
#define MPC5XXX_GPIO_WKUP_7 0x80
|
||||
#define MPC5XXX_GPIO_WKUP_6 0x40
|
||||
#define MPC5XXX_GPIO_WKUP_PSC6_1 0x20
|
||||
#define MPC5XXX_GPIO_WKUP_PSC6_0 0x10
|
||||
#define MPC5XXX_GPIO_WKUP_ETH17 0x08
|
||||
#define MPC5XXX_GPIO_WKUP_PSC3_9 0x04
|
||||
#define MPC5XXX_GPIO_WKUP_PSC2_4 0x02
|
||||
#define MPC5XXX_GPIO_WKUP_PSC1_4 0x01
|
||||
|
||||
/* PCI registers */
|
||||
#define MPC5XXX_PCI_CMD (MPC5XXX_PCI + 0x04)
|
||||
#define MPC5XXX_PCI_CFG (MPC5XXX_PCI + 0x0c)
|
||||
|
||||
Reference in New Issue
Block a user